EDA Design Page 48
Altium Designer 21.6.1 The Altium development team is pleased to announce the availability of exclusive preview of Altium Designer 21.0.3 Build 12 (beta) – the most powerful, modern, easy-to-use release to date. Altium Designer represents decades of innovation and development focused on creating a truly unified design environment — One that enables users to effortlessly connect with every facet of the PCB design process. With features that have pioneered change and an ever-growing community of users, advocates, educators, and experts, Altium Designer is truly transforming the industry and pushing the boundaries of what\’s possible. Experience the world\’s finest PCB design product for yourself and see why more Engineers and Designers choose Altium than any other product available. The Altium Beta...
Mentor Questa Formal 2021.1 KEY FEATURES Advanced Verilog Simulator The Questa Advanced Simulator achieves industry-leading performance and capacity through very aggressive, global compile and simulation optimization algorithms for SystemVerilog and VHDL. INDUSTRY-LEADING High Performance and Capacity Questa Advanced Simulation achieves industry-leading performance and capacity through very aggressive, global compile and simulation optimization algorithms of SystemVerilog and VHDL, improving SystemVerilog and mixed VHDL/SystemVerilog RTL simulation performance by up to 10X. Questa Verification Management provides a shared platform and environment for comprehensive verification management of design process, tools and data within a scalable, modular solution. MULTI-CORE SIMULATION High-performance, multi-language engine The Questa Advanced simulator supports all design languages and constructs, and either automatically or manually partitions the design to run in parallel...
cadence INNOVUS20.1 Key Benefits Massively parallel architecture for handling large designs and supporting multi-threading on multi-core workstations, as well as distributed processing over networks of computers New GigaPlace solver-based placement technology, which is timing, power, and congestion driven with topology-, pin-access-, and color-aware understanding to provide optimal placement, wire length, utilization, and PPA results Unique mixed-macro and standard-cell placement capability enabling automated macro locations for ever-increasingly complex floorplans with hundreds of macro cells Advanced GigaOpt multi-threaded, layer-aware optimization engine, which is timing and power driven to reduce dynamic and leakage power Additional advanced-node technologies, such as via pillars, power integrity-aware placement and optimization, clock skewing for power, continuous congestion monitoring, and optimized routers for handling self-aligned double patterning for better PPA...
Snopsys Saber 2020.03 Saber™ is a proven platform for designing, modeling and simulating physical systems, enabling full-system virtual prototyping for applications in analog/power electronics, electronic power generation/conversion/distribution, and system/wiring/harness design and mechatronics. Scalable Simulation Solution for Accelerating Power Electronics Design SaberEXP delivers the fastest simulation convergence for early power supply, converter and motor drive designs with seamless export flow into SaberRD for high-fidelity system designs Integrated Environment for Simulation and Modeling Comprehensive simulation requires the flexibility to model a wide range of component types at various levels of abstraction. Abstraction levels range from high-level architectural models to detailed behavioral models that mimic the physical attributes of the actual device.product:Snopsys Saber 2020.03 Lanaguage:english Platform:Win/Linux Size:1DVD
Synopsys STARRC 2020.09 StarRC product:Synopsys STARRC 2020.09 for linux Lanaguage:english Platform:Linux/Macosx Size:1DVD
Synopsys Synplify FPGA 2020 for linux Synplify Pro Logic Synthesis for FPGA Design Synplify Pro® FPGA synthesis software is the industry standard for producing high-performance and cost-effective FPGA designs. Synplify software supports the latest VHDL and Verilog language constructs including SystemVerilog and VHDL-2008. The software also supports FPGA architectures from a variety of FPGA vendors, including Altera, Achronix, Lattice, Microsemi and Xilinx, all from a single RTL and constraint source. Synplify Pro software uses a single, easy-to-use interface and has the ability to perform incremental synthesis and intuitive HDL code analysis. For designers of large designs that need the fastest possible synthesis runtimes and the highest quality timing, area and power results. Synplify® Premier software provides all of the features...
Snopsys PrimeTime 2020.09 for linux PrimeTime Static Timing Analysis The Golden Signoff Solution The PrimeTime® Suite delivers fast, memory-efficient scalar and multicore computing, distributed multi-scenario analysis and ECO fixing using POCV and variation-aware modeling. Synopsys\’ PrimeTime static timing analysis tool provides a single, golden, trusted signoff solution for timing, signal integrity, power and variation-aware analysis. It delivers PrimeSim™ HSPICE® accurate signoff analysis that helps pinpoint problems prior to chip tapeout thereby reducing risk, ensuring design integrity, and lowering the cost of design. This industry gold-standard improves your team’s productivity by delivering fast turnaround to shave precious time from development schedules for large and small designs while ensuring first-pass silicon success through greater predictability and the highest accuracy. The solution is...
Synopsys IC Compiler II (ICC2) vP-2020.09 SP6 The Leader in Place and Route IC Compiler™ II is the industry leading place and route solution that delivers best-in-class quality-of-results (QoR) for next generation designs across all market verticals and process technologies, while enabling unprecedented productivity. IC Compiler II includes innovative for flat and hierarchical design planning, early design exploration, congestion aware placement and optimization, clock tree synthesis, advanced node routing convergence, manufacturing compliance, and signoff closure. Fastest Path to Design Closure IC Compiler II is specifically architected to address aggressive performance, power, area (PPA), and time-to-market pressures of leading edge designs. Key technologies include a pervasively parallel optimization framework, multi-objective global placement, routing driven placement optimization, full flow Arc based concurrent...
PSCAD 5.0 •Conversion from Powerflow-type DataUsed in combination with an add-on product, PRSIM, PSCAD can translate both PSS/E and DigSilent PowerFactory data file types, directly into PSCAD format. The converted PSCAD case will have operating conditions comparable to the settings of the original network data file (steady state load flow). V5 comes complete with a network equivalents calculation utility called NETEQ.•New ModelsMore than 20 new models have been added to the V5 master library. Included is a library of MMC models, a phase-domain synchronous machine, a single-phase induction machine, and a library of z-domain models. A brand new 3/5-limb, duality concept-based transformer model is also included.•Parallel and High Performance Computing (HPC)In addition to the existing HPC features, V5 includes an...
Ticra tools v19.0 TICRA Tools is a shared interface to multiple TICRA products. In the TICRA Tools framework, GRASP, ESTEAM (previously MoM), CHAMP 3D, POS and QUPES work together so that users can combine the features of one product with the others to perform very advanced analyses and designs of complex antenna structures. ptimisation of antennas and waveguide components in TICRA Tools The TICRA Tools framework comes with built-in optimisation capabilities which allow the user to optimise the design of antennas and waveguide components based on a selection among 5 different and well-established optimisation algorithms to find the one most suited for your specific design problem. Coupling between antennas in TICRA Tools When different antennas are mounted in close proximity...