Tags :Synopsys Page 7

Formality® is an equivalence-checking (EC) solution that uses formal, static techniques to determine if two versions of a design are functionally equivalent. The size and complexity of today’s designs, coupled with the challenges of meeting timing, area, power and schedule, requires that the newest, most advanced synthesis optimizations be fully verifiable. Formality supports all of the out-ofthe- box DC Ultra optimizations and so provides the highest quality of results that are fully verifiable. Formality supports verification of power-up and power-down states, multi-voltage, multi-supply and clock gated designs. Formality’s easy-to-use, flow-based graphical user interface and auto-setup mode helps even new users successfully complete verification in the shortest possible time. PDFDownload Datasheet Key benefits * Perfect companion to DC Ultra – supports...

The Synplify Premier solution is the industry\’s most productive FPGA implementation and debug environment. It includes all the features of Synplify Pro and additionally provides a comprehensive suite of tools and technologies for advanced FPGA designers as well as ASIC prototypers targeting single FPGA-based prototypes. The Synplify Premier software delivers fast turnaround time capabilities and feedback for users seeking to quickly implement the design on the board or to tune their design projects prior to final implementation. It addresses the most challenging aspects of FPGA design including timing closure and has the ability to perform graph-based physical synthesis for more accurate upfront timing prediction. It provides flows for fast logic verification and RT-Level debug. Under the hood, it contains optimization...

Synopsys introduced Design Compiler® 2010, the latest RTL synthesis innovation within the Galaxy™ Implementation platform, which delivers a twofold speedup in the synthesis and physical implementation flow. To meet aggressive schedules for increasingly complex designs, engineers need an RTL synthesis solution that enables them to minimize iterations to speed up physical implementation. To address these challenges, topographical technology in Design Compiler 2010 is being extended to produce \”physical guidance\” to Synopsys\’ flagship place-and-route solution, IC Compiler, tightening timing and area correlation to 5 percent while speeding up IC Compiler\’s placement phase by 1.5 times (1.5X). A new capability allows RTL designers to perform floorplan exploration within the synthesis environment to efficiently achieve an optimal floorplan. Additionally, Design Compiler\’s new scalable...

::::::English Description::::::The Galaxy™ Design Platform is an open, integrated design implementation platform with best-in-class tools, enabling advanced IC design. Anchored by Synopsys?industry-leading IC implementation tools and the open Milkyway?database, the Galaxy Design Platform incorporates consistent timing, signal integrity (SI) analysis, common libraries, delay calculation, and constraints from RTL all the way to silicon. Key Benefits Includes best-in-class tools Is built on foundation of PrimeTime® and Milkyway Ensures convergent flow via consistent timing and common engines Addresses key challenges including timing, signal integrity, test and power management Proven for 90 nanometers Provides fastest path to the best results Design ChallengesChip design challenges increase every year. Each advance in silicon process technology brings additional demands just to create a functioning chip. Added...

Synopsys Synplify FPGA 2009.12 Linux As system complexities keep advancing, the complexity of programmable logic is following suit. High-density field programmable gate arrays (FPGAs) now contain millions of gates and operate at speeds in excess of 100 MHz. At this level of complexity, schedules, budgets and FPGA design tools all begin to feel the burden. Enter Synplify Pro® advanced FPGA synthesis solution. The Synplify Pro tool starts with all the features that made Synplify® software the industry\’s most popular and robust synthesis product, and moves beyond by providing additional capabilities. By using the Synplify Pro solution, you can push the performance of challenging and complex designs while remaining comfortably on or ahead of scheduleproduct:Synopsys Synplify FPGA 2009.12 Linux Lanaguage:english Platform:Winxp/Win7 Size:1.12G

::::::English Description:::::: Synopsys Hspice 2009.09 Linux is the industry s gold standard for accurate circuit simulation and offers foundry-certified MOS device models with state-of-the-art simulation and analysis algorithms. With over 25 years of successful design tapeouts, HSPICE is the industry s most trusted and comprehensive circuit simulator. Design ChallengesAs IC geometries continue to shrink, the need for an accurate circuit simulator is critical. Designers require a highly accurate circuit simulator to precisely predict the timing, power consumption, functionality, and yield of their designs. As board and package speeds increase, designers need to employ increasingly accurate signal integrity analysis. <!– Key Benefits –> Accuracy Gold standard for accurate circuit simulation. Extensive model support of the most accurate and expansive set of...

Seismos, a transistor-level design product, is the first in the EDA market to analyze stress and well proximity effects in circuit-level designs in nanometer technologies. The Seismos model originates from TCAD simulations and is validated by silicon data, but the solution primarily aids circuit designers. Benefits Enable circuit designers to simulate and optimize the layout dependency of silicon stress effects on device characteristics and circuit performance Handle a wide range of design sizes from a few transistors to multimillions of transistors with high performance and memory efficiency Annotate the stress effects back to the SPICE netlist for circuit simulations Readily integrate into third-party design flows Provide a GUI mode for data visualization and real-time what-if analysis in a layout environment...

Synopsys Paramos 2009.03 SP2 is a process dependent Spice Model extraction tool specifically designed to extract process dependent Spice model parameters for detailed analysis of circuits with process variations. The graphical user interface (GUI) allows users to develop an extraction strategy, run extraction, and load Spice model card data into PCM Studio for visualization of extraction results. Key Features: Provides process-related SPICE parameters for detailed analysis of circuits with process variations; thereby closing the design for manufacturing gap Creates self-consistent process-dependent compact SPICE models with the actual process parameter variations as explicit variables Enables designers to comprehend the impact of manufacturing issues on design Allows designers to simulate the impact of process variability (statistical or systematic) on circuit performance for...

High-Level Algorithm Implementation for FPGAs and ASICs The Synplify DSP tool provides a unique high-level synthesis methodology that realizes significant productivity and portability advantages. System and algorithm designers can quickly capture complex algorithmic behavior using the Synplify DSP library. The Synplify DSP synthesis engine allows designers to automatically implement and explore area/speed optimized RTL implementations from a single model. This eliminates the burden of hand-coding functions and architectural optimizations and results in significantly faster design capture, speeds time-to-market, and enables rapid design exploration for improved quality and lower cost.product:Synopsys DSP 2009.03 Win SP1 Lanaguage:english Platform:Winxp/Win7 Size:58MB

Synopsys Core Synthesis Tools 2009.06 SP1 Linux  Release. From 2005,Synopsys Design Compiler is named  Synopsys Core Synthesis Tools. * Rapidly create and verify technology independent DSP models that are fully portable across vendor and device technologies. * Unique Synplify DSP synthesis engine automatically creates optimized algorithm RTL architectures from your DSP model. * Powerful DSP synthesis optimizations enable exploration of speed/area/device technology tradeoffs without changing your DSP model or verification. * Comprehensive DSP library with full multi-rate support and advanced fixed-pint quantization analysis. * M-Control feature enables use of M-language for concise expression of complex state machine and control logic functionality. * Vector support enables concise expression of parallel and multi-channel algorithms common in wireless and video applications.product:Synopsys Synthesis Tools 2009.06...