Latest release Page 56
BIMware MASTER EC3 Steel Connections v15.2.0BIMware MASTER EC2 Reinforcement is dedicated to conduct calculations for the necessary reinforcement areas or maximum capacities of concrete sections and RC elements beams and columns. The Expertise module allows a user to verify RC sections of any shapes with arbitrary defined reinforcement. All calculations are conducted in accordance with the recommendations of the EUROCODE 2 (EN 1992-1-1) with possibility to consider national annexes for the following countries: Belgium, Bulgaria, Denmark, Finland, France, Spain, Germany, Poland, Portugal, Romania, United Kingdom, Italy. MASTER EC4 Composite Slabs is used for verification of ultimate (ULS) and serviceability (SLS) limit states of the profiled steel sheet that works as a formwork (construction phase) and the composite slab (service (composite)...
Siemens mPower EMIR 2025.4 (H1) Ensure IC Reliability with Siemens mPower EMIR 2025.4 Siemens mPower EMIR 2025.4 is a high-capacity, signoff-accurate software solution dedicated to analyzing and verifying power integrity and long-term reliability in integrated circuits. It performs two critical analyses: DC and AC IR drop to ensure stable voltage delivery to all transistors, and Electromigration (EM) to predict and prevent metal wear-out over the chip's operational lifetime. As power densities increase and metal lines shrink at advanced nodes, these analyses are mandatory for first-pass silicon success. mPower EMIR provides the comprehensive, foundry-certified checking required to sign off on custom/analog blocks, digital standard cells, and full SoCs, preventing functional failures and ensuring a 10+ year operational lifespan. (H2) Core Functional...
Synopsys Mono Slayer 25.11 (H1) Architect Hardware at the Algorithm Level with Synopsys Monolith 25.11 Synopsys Monolith 25.11 is a cutting-edge High-Level Synthesis (HLS) tool that revolutionizes the design of specialized hardware accelerators by enabling engineers to work at a higher level of abstraction. Instead of manually writing complex Register Transfer Level (RTL) code in Verilog or VHDL, designers can describe the desired functionality and architecture in C++ or SystemC. Monolith then automatically synthesizes this algorithmic description into optimized, high-quality RTL, targeting ASICs or FPGAs. This approach is transformative for developing AI/ML accelerators, computer vision processors, advanced DSP blocks, and other complex data-path designs, dramatically reducing design time and enabling rapid architectural exploration. (H2) Core Functional Capabilities of Monolith 25.11...
Synopsys Icvalidator vX-2025.06 Synopsys IC Validator vX-2025.06 is the industry's premier, high-performance physical verification solution for semiconductor design signoff. Used by leading chip companies and foundries worldwide, it performs the critical final checks to ensure an integrated circuit layout is manufacturable and electrically correct. IC Validator delivers foundry-certified Design Rule Checking (DRC), Layout Versus Schematic (LVS), and Design-for-Manufacturing (DFM) verification with the unparalleled speed and capacity required for today's multi-billion transistor System-on-Chip (SoC) designs and advanced process nodes (3nm and below). Its role is to provide the definitive "green light" before a multi-million dollar mask set is produced. (H2) Core Functional Capabilities of IC Validator vX-2025.06 High-Speed, Scalable DRC & DFM CheckingVerify layout compliance with thousands of complex design rules....
Synopsys Tweaker suite vX-2025.06 SP2 (H1) Supercharge Your Custom IC Design Productivity with Synopsys Tweaker Suite vX-2025.06 SP2 Synopsys Tweaker suite vX-2025.06 SP2 is a powerful collection of software development and automation tools designed to dramatically enhance productivity within the Cadence Virtuoso custom/analog IC design environment. This suite empowers layout engineers, CAD managers, and power users to automate repetitive tasks, create custom design utilities, and extend the functionality of Virtuoso beyond its out-of-the-box capabilities. By leveraging the SKILL programming language and providing a robust development framework, Tweaker transforms Virtuoso from a general-purpose editor into a highly tailored, efficient design system optimized for a company's specific methodologies and design challenges. (H2) Core Functional Capabilities of Tweaker Suite vX-2025.06 SP2 Comprehensive SKILL...
Synopsys Testmax ale vX-2025.06 SP3 (H1) Generate Foundry-Quality Library Models with Synopsys TestMAX ALE vX-2025.06 SP3 Synopsys TestMAX ALE vX-2025.06 SP3 (Advanced Library Extension) is the industry's leading solution for the characterization, validation, and management of signoff-quality timing, power, and noise models for semiconductor intellectual property (IP). It is the essential tool for library developers, foundries, and ASIC design teams to create the accurate Liberty (.lib), Composite Current Source (CCS), and Liberty Variation Format (LVF) models that are the foundational input for all digital design and signoff tools (like Design Compiler, IC Compiler, and PrimeTime). Without accurate library models, modern chip design and verification is impossible, making TestMAX ALE a critical component of the semiconductor design chain. (H2) Core Functional...
Synopsys Custom Compiler vx-2025.06 Synopsys Custom Compiler vx-2025.06 is a modern, high-productivity design environment specifically built for custom and analog integrated circuit (IC) design. As part of the Synopsys Fusion Design Platform®, it provides a comprehensive suite of tools for schematic capture, simulation management, full-custom layout, and physical verification. Designed to boost designer productivity with an intuitive user interface and powerful automation, Custom Compiler is a competitive solution for engineering teams developing complex analog, mixed-signal, RF, and memory circuits, offering a streamlined path from circuit idea to manufacturable layout. (H2) Core Functional Capabilities of Custom Compiler vx-2025.06 Intuitive Schematic Capture & Design EntryDesign your circuits with a modern, easy-to-use schematic editor. The environment supports hierarchical design, parametric cells, and seamless...
Pepakura Designer 6.1.4Pepakura Designer is a Windows application which makes unfolded patterns from 3D data. Pepakura Designer features to automatically unfold 3D polygon-mesh models, and allow you to edit them. Pepakura Designer allows you to create real paper craft models from digital data!Product:Pepakura Designer 6.1.4 Lanaguage:english Platform:Win7/WIN10 Size:1CD
Geovia Minesched 2026 Geovia MineSched (formerly Gemcom MineSched) is a specialized strategic and operational mine scheduling software from Dassault Systèmes' GEOVIA brand. Its core purpose is to create practical, feasible, and optimized mining schedules that balance ore supply, equipment capacity, and operational constraints to maximize Net Present Value (NPV). It acts as the vital link between the long-term reserve model (created in software like Surpac or Vulcan) and the short-term operational plan. Typical Development Focus for Future Releases While specific features for 2026 are not known, the software's evolution is consistently driven by industry demands. Based on this trajectory, a 2026 release would likely focus on enhancing several key areas. The following table outlines these probable focus areas and the...
Siemens NX 2506 Build 8101 Siemens NX 2506 | 21.6 Gb+3.7GProduct:Siemens NX 2506 Build 8101 Lanaguage:Multi Language Platform:Win7/WIN10 Size:2DVD